Persona: Heradio Gil, Rubén
Cargando...
Dirección de correo electrónico
ORCID
0000-0002-7131-0482
Fecha de nacimiento
Proyectos de investigación
Unidades organizativas
Puesto de trabajo
Apellidos
Heradio Gil
Nombre de pila
Rubén
Nombre
5 resultados
Resultados de la búsqueda
Mostrando 1 - 5 de 5
Publicación A scalable approach to exact model and commonality counting for extended feature models.(Institute of Electrical and Electronics Engineers (IEEE), 2014-05-29) Fernández Amoros, David José; Heradio Gil, Rubén; Cerrada Somolinos, José Antonio; Cerrada Somolinos, CarlosA software product line is an engineering approach to efficient development of software product portfolios. Key to the success of the approach is to identify the common and variable features of the products and the interdependencies between them, which are usually modeled using feature models. Implicitly, such models also include valuable information that can be used by economic models to estimate the payoffs of a product line. Unfortunately, as product lines grow, analyzing large feature models manually becomes impracticable. This paper proposes an algorithm to compute the total number of products that a feature model represents and, for each feature, the number of products that implement it. The inference of both parameters is helpful to describe the standarization/parameterization balance of a product line, detect scope flaws, assess the product line incremental development, and improve the accuracy of economic models. The paper reports experimental evidence that our algorithm has better runtime performance than existing alternative approaches.Publicación A literature review on feature diagram product counting and its usage in software product line economic models(World Scientific Publishing, 2013-10-01) Heradio Gil, Rubén; Fernández Amoros, David José; Cerrada Somolinos, José Antonio; Abad Cardiel, IsmaelIn software product line engineering, feature diagrams are a popular means to represent the similarities and differences within a family of related systems. In addition, feature diagrams implicitly model valuable information that can be used in economic models to estimate the cost savings of a product line. In particular, this paper reviews existing proposals on computing the total number of products modeled with a feature diagram and, given a feature, the number of products that implement it. The paper also reviews the economic information that can be estimated when such numbers are known. Thus, this paper contributes by bringing together previously-disparate streams of work: the automated analysis of feature diagrams and economic models for product lines.Publicación Supporting commonality-based analysis of software product lines(Institution of Engineering and Technology (IET), 2011-03-24) Heradio Gil, Rubén; Fernández Amoros, David José; Cerrada Somolinos, José Antonio; Cerrada Somolinos, CarlosSoftware Product Line (SPL) engineering is a cost effective approach to developing families of similar products. Key to the success of this approach is to correctly scope the domain of the SPL, identifying the common and variable features of the products and the interdependencies between features. In this paper, we show how the commonality of a feature (i.e., the reuse ratio of the feature among the products) can be used to detect scope flaws in the early stages of development. SPL domains are usually modeled by means of feature diagrams following the FODA notation. We extend classical FODA trees with unrestricted cardinalities, and present an algorithm to compute the number of products modeled by a feature diagram and the commonality of the features. Finally, we compare the performance of our algorithm with two other approaches built on top of boolean logic SAT-solver technology such as cachet and relsat.Publicación A SCADA oriented middleware for RFID technology(Elsevier, 2012-09-01) Abad Cardiel, Ismael; Heradio Gil, Rubén; Cerrada Somolinos, Carlos; Cerrada Somolinos, José AntonioRadio Frequency IDentification (RFID) has emerged as the new technology paradigm for acquisition and information management. RFID can be used to improve significantly the efficiency of business processes by providing the capability of automatic identification and data capture. This technology introduces new challenges on data and process information management in current systems. RFID data are timedependent and dynamically changing. In addition, data carry implicit semantics. The homogeneous data processing of such implicit semantics allows us to propose RFID middleware as a WHO–WHEN–WHERE data problem. This paper presents DEPCAS, a new middleware for RFID information based on the SCADA architecture for control systems. An application of DEPCAS is the resolution of heterogeneous situations, which solves the WHAT or context–aware to apply the auto identification data received from RFID systems in business applications.Publicación Managing RFID sensors networks with a general purpose RFID middleware(MDPI, 2012-06-07) Valero Rodríguez, Enrique; Abad Cardiel, Ismael; Cerrada Somolinos, Carlos; Cerrada Somolinos, José Antonio; Heradio Gil, RubénRFID middleware is anticipated to one of the main research areas in the field of RFID applications in the near future. The Data EPC Acquisition System (DEPCAS) is an original proposal designed by our group to transfer and apply fundamental ideas from System and Data Acquisition (SCADA) systems into the areas of RFID acquisition, processing and distribution systems. In this paper we focus on how to organize and manage generic RFID sensors (edge readers, readers, PLCs, etc…) inside the DEPCAS middleware. We denote by RFID Sensors Networks Management (RSNM) this part of DEPCAS, which is built on top of two new concepts introduced and developed in this work: MARC (Minimum Access Reader Command) and RRTL (RFID Reader Topology Language). MARC is an abstraction layer used to hide heterogeneous devices inside a homogeneous acquisition network. RRTL is a language to define RFID Reader networks and to describe the relationship between them (concentrator, peer to peer, master/submaster).