(ExpressProject "PR_4-13_VHDL" (Folder "Design Resources" (Folder "Library")) (Folder "Simulation Resources" (DefaultFolder "In Design") (UserName "usuario") (LastModified "Sun Mar 19 12:29:52 2006") (Folder "In Design" (File ".\pr_4-13_vhdl.vhd" (Type "VHDL Netlist")) (File ".\pr_4-13_stim.vhd" (Type "VHDL Netlist")) (Document 5 ".\pr_4-13_vhdl.vhd" (Window "44 0 1 -1 -1 -1 -1 510 1020 176 352")) (Document 5 ".\pr_4-13_stim.vhd" (Window "44 0 1 -1 -1 -1 -1 510 1020 0 176")) (Document 0 ".\pr_4-13_wave" (Signal "estimulos" "a" 4 0) (Signal "estimulos" "b" 4 0) (Signal "estimulos" "S" 4 0) (Window "44 0 1 -1 -1 -1 -1 0 510 264 528")) (Document 1 ".\pr_4-13_list" (Signal "estimulos" "a" 4 0) (Signal "estimulos" "b" 4 0) (Signal "estimulos" "S" 4 0) (Window "44 0 1 -1 -1 -1 -1 0 510 0 264")) (Options (AssertBeep 1) (AssertLog 1) (AssertMsg 1) (AssertStop 1) (BreakBeep 1) (BreakLog 1) (BreakMessage 1) (BreakStop 1) (DisableLoopChecking 0) (FileOpen "J:\Javi\uned2\E. Digital\TRABAJO\OrCAD\CAPITULO 4\RESUELTOS\PR4-5\VHDL") (InstructionStep 1) (InteractiveUpdate 1) (ITCEnabled 1) (ListDisplayTop 1) (LogTimeStamp 1) (MiscOptLastPage 0) (PlaAddToProject 1) (PlaClockToOutput 0) (PlaCombinational 0) (PlaResolution -1) (PlaSetupTime 0) (PlaSpeedGrade 15) (PlaTriStateEnable 0) (Radix 0) (RunResolution 2) (RunTime 200) (SDFTiming 1) (TimeCursorSnap 0) (TimingBeep 0) (TimingLog 1) (TimingMsg 0) (TimingStop 0) (VHDLStandard 1) (WaveDisplayTop 1))) (Folder "Timed")) (Folder "Outputs") (Folder "Referenced Projects"))