(ExpressProject "FAQ21" (Folder "Design Resources" (Folder "Library") (NoModify)) (Folder "Simulation Resources" (DefaultFolder "In Design") (UserName "EUGENIO") (LastModified "Wed Nov 20 19:07:07 2002") (Folder "In Design" (File ".\faq21.vhd" (Type "VHDL Netlist")) (File ".\faq21.stm" (Type "Simulate Stimulus")) (Options (AssertBeep 1) (AssertLog 1) (AssertMsg 1) (AssertStop 1) (BreakBeep 1) (BreakLog 1) (BreakMessage 1) (BreakStop 1) (DisableLoopChecking 0) (FileOpen "E:\Ejemplos\Cap04\VBv99\XOR") (InstructionStep 1) (InteractiveUpdate 1) (ITCEnabled 1) (ListDisplayTop 1) (LogTimeStamp 1) (MiscOptLastPage 0) (PlaAddToProject 1) (PlaClockToOutput 0) (PlaCombinational 0) (PlaResolution -1) (PlaSetupTime 0) (PlaSpeedGrade 15) (PlaTriStateEnable 0) (Radix 0) (RunResolution 2) (RunTime 8000) (SDFTiming 1) (TimeCursorSnap 0) (TimingBeep 0) (TimingLog 1) (TimingMsg 0) (TimingStop 0) (VHDLStandard 1) (WaveDisplayTop 1))) (Folder "Timed")) (Folder "Outputs") (Folder "Referenced Projects") (GlobalState (FileView (Path "Design Resources") (Path "Simulation Resources") (Path "Simulation Resources" "In Design") (Select "Simulation Resources" "In Design" "C:\z\arbol\eca-digital\logi_digi\espec\varios_sim\faq21.vhd")) (HierarchyView) (Doc (Type "COrCapturePMDoc") (Frame (Placement "44 0 1 -1 -1 -1 -1 0 200 0 431")) (Tab 0))))